Median Filter
Download Code SampleDownload DocumentationFeatures / DescriptionThe sample demonstrates how to implement efficient median filter with OpenCL™ standard. This implementation relies on auto-vectorization...
View ArticleClik here to view.
HDR Rendering with God Rays Using OpenCL™ Technology
Download Code SampleDownload DocumentationFeatures / DescriptionThis sample demonstrates a CPU-optimized implementation of the God Rays effect, showing how to:Implement calculation kernels using the...
View ArticleClik here to view.
Intel® Xeon Phi™ Coprocessor code named “Knights Landing” - Application...
As part of the application readiness efforts for future Intel® Xeon® processors and Intel® Xeon Phi™ coprocessors (code named Knights Landing), developers are interested in improving two key aspects of...
View ArticleClik here to view.
NWChem* for the Intel® Xeon Phi™ Coprocessor
PurposeThis code recipe describes how to get, build, and use the NWChem* code that includes support for the Intel® Xeon Phi™ Coprocessor with Intel® Many-Integrated Core (MIC)...
View ArticleClik here to view.
Debugging Intel® Xeon Phi™ Applications on Linux* Host
ContentsIntroductionDebug Solution for Intel® MICHow to get it?Why use GNU* GDB provided by Intel?Why is Intel providing a Command Line and Eclipse* IDE Integration?Deprecation NoticeFeaturesRegister...
View ArticleClik here to view.
Debugging Intel® Xeon Phi™ Applications on Windows* Host
ContentsIntroductionDebug Solution for Intel® MICHow to get it?Debug Solution as IntegrationComponents RequiredConfigure & TestPrerequisite for DebuggingDebugging Applications with Offload...
View ArticleUnderstanding the corner cases of Vectorization Intensity
Correct performance analysis of an application is absolutely vital to optimize the performance on any architecture. A previous article describes several metrics recommended for a basic analysis of your...
View ArticleClik here to view.
Prominent features of the Intel® Manycore Platform Software Stack (Intel®...
The Intel® Manycore Platform Software Stack (Intel® MPSS) version 3.4 was released on September 22, 2014. This page lists the prominent features in this release.Intel® MPSSChanges to the uninstall...
View ArticleAsynchronous Offload - C++ Code Examples
This document provides information about asynchronous data transfer, asynchronous computation and memory management without data transfer. This document includes code examples of common usage...
View ArticleAsynchronous Offload - Fortran Code Examples
This document provides information about asynchronous data transfer, asynchronous computation and memory management without data transfer. This document includes code examples of common usage...
View ArticlePreviewing tickless support for Linux* on the Intel® Xeon Phi™ Coprocessor
Tickless kernels are of special importance to applications in High Performance Computing (HPC) and Financial Services. More recent Linux* kernels support a mode called “full NOHZ” where the periodic...
View ArticleIntel and Third Party Tools and Libraries available with support for Intel®...
A number of tool vendors have announced they will be providing versions of their software tailored to supporting Intel(R) Many Integrated Core Architecture, starting with the Intel(R) Xeon Phi(tm)...
View ArticleHBM for the Intel® Xeon Phi™ Coprocessor
PurposeThis article provides instructions for code access, build, and run directions for the Baffin-Bay test cases for the HBM code, running on Intel® Xeon® processors and Intel® Xeon Phi™...
View ArticleClik here to view.
Getting the Most out of your Intel® Compiler with the New Optimization Reports
The performance improvement an application gets from being compiled with optimization can be enhanced by understanding and acting on optimization reports. Fortunately, this has become much easier with...
View ArticleClik here to view.
Special Promotion for Developers: Intel® Xeon Phi™ Coprocessor 31S1P
Special Promotion for Developers: Intel® Xeon Phi™ Coprocessor 31S1PIntel is offering a limited time, limited volume special promotion for the Intel® Xeon Phi™ Coprocessor 31S1P. This offer is designed...
View ArticleClik here to view.
Eight Optimizations for 3-Dimensional Finite Difference (3DFD) Code with an...
Download Zip Source CodeOptimizing and Running ISO 3DFD with Support for Intel® Xeon Phi™ CoprocessorIntroductionFinite difference is a simple and efficient mathematical tool that helps solve...
View ArticleIntel® Xeon Phi™ Coprocessor – Applications and Solutions Catalog
The PDF document attached to this article contains a growing list of available, downloadable or work-in-progress code that can be run, or actively being optimized to run on Intel® Xeon Phi™...
View ArticleWhat are PEEL and REMAINDER loops? (Fortran vectorization support)
The vectorization component of the optimization report produced by the Intel® Compiler version 15 may contain remarks such as:<Peeled> remark #15301: PEEL LOOP WAS VECTORIZED<Remainder>...
View ArticleClik here to view.
Take care on short runs of Intel(r) VTune-TM Amplifier XE to collect Intel(r)...
It was an easy mistake to fall into. The customer had collected data on an application taking less than a second to run on an Intel® Architecture host processor, and then tried the same workload on...
View ArticleIntel® Cluster Checker 2 Custom Tests
Intel® Cluster Checker 2.x includes the ability to extend its capabilities, allowing the user to create additional custom checks with the <generic> test module. The <generic> test module...
View Article