A Framework for Low-Communication 1-D FFT
Authors: Ping Tak Peter Tang, Jongsoo Park, Daehyun Kim, Vladimir Petrov - Intel CorporationThis was selected as a best paper finalist during the Supercomputing 2012 conference and discusses...
View ArticleClik here to view.
Debugging Intel® Xeon Phi™ Applications on Windows* Host
ContentsIntroductionDebug Solution for Intel® MICHow to get it?Debug Solution as IntegrationComponents RequiredConfigure & TestPrerequisite for DebuggingDebugging Applications with Offload...
View ArticleClik here to view.
Debugging Intel® Xeon Phi™ Applications on Linux* Host
ContentsIntroductionDebug Solution for Intel® MICHow to get it?Why use the provided GNU* GDB from Intel?Why is Intel providing a Command Line and Eclipse* IDE Integration?Depreciation...
View ArticleClik here to view.
How to Use Intel® Math Kernel Library ScaLAPACK library on Intel® Xeon Phi™...
Intel® Math Kernel Library (Intel® MKL) provides highly optimized, extensively threaded computing math routines for applications that require performance on latest Intel® processors, including Intel®...
View ArticleClik here to view.
Memory Management for Optimal Performance on Intel® Xeon Phi™ Coprocessor:...
Download PDF In this article, we explore the memory management subsystem, specifically alignment and prefetching, and the way it relates to application performance optimization. We start with basic...
View ArticleIntel Software Tools Webinar Series Archive
This free webinar series presented tools, tips, and techniques that will help sharpen your development skills on Intel processors/coprocessors including Intel® Xeon® processor and Intel® Xeon Phi™...
View ArticleSelective Use of gatherhint/scatterhint Instructions
Compiler Methodology for Intel® MIC ArchitectureSelective Use of gatherhint/scatterhint InstructionsOverviewThe -opt-gather-scatter-unroll=<N> compiler option can be used to generate...
View ArticleClik here to view.
GTC-P (Gyrokinetic Toroidal Code - Princeton) for Intel® Xeon Phi™ Coprocessor
Authors: Rezaur Rahman (Intel Corporation, OR), Bei Wang (Princeton University, NJ)Code AccessGTC-P code is maintained by Princeton Plasma Physics Lab (PPPL) and is available under the Theory Code...
View ArticleRunning Embree on Intel(R) Xeon Phi(tm) Coprocessor
These are the steps to reproduce a visual demonstration of the Crown model. These steps assume the following:You have an Intel® Xeon® processor-based system with OpenGL hardware graphics support and...
View ArticleClik here to view.
Accelerating ANSYS* Mechanical Structural Analysis with Intel® Xeon Phi™...
AbstractIn 2013, using an updated Intel® Math Kernel Library (Intel® MKL), ANSYS added Intel® Xeon Phi™ coprocessor support with automatic offload (AO) to their ANSYS Mechanical software. The result...
View ArticleSetting up LDAP Support for Intel® Xeon Phi™ Coprocessors
Alexander Gutkin, Sushmith HiremathUSRevision: 1.0Contents1. About this Document1.1 Intended Audience1.2 Conventions and Symbols1.3 About the Authors2. Configuration Overview2.1 Step 1: Enabling LDAP...
View ArticleWRF Conus2.5km on Intel® Xeon Phi™ Coprocessors and Intel® Xeon® processors...
OverviewThis document demonstrates the best methods to obtain, build and run the WRF model on multiple nodes in symmetric mode on Intel® Xeon Phi™ Coprocessors and Intel® Xeon processors. This document...
View ArticleResource Guide for People Investigating the Intel® Xeon Phi™ Coprocessor
Revision date March 25th, 2014This article identifies resources for anyone investigating the value to their organization of the Intel® Xeon Phi™ coprocessor, which is based on the Intel® Many...
View ArticleResource Guide for Intel® Xeon Phi™ Coprocessor Developers
This article identifies resources for software developers as they begin working with the Intel® Xeon Phi™ coprocessor, which is based on the Intel® Many Integrated Core (Intel® MIC) architecture. It is...
View ArticleResource Guide for Intel® Xeon Phi™ Coprocessor Administrators
This article identifies resources for system administrators as they begin working with the Intel® Xeon Phi™ coprocessor, which is based on the Intel® Many Integrated Core (Intel® MIC) architecture. It...
View ArticleBuilding a Native Application for Intel® Xeon Phi™ Coprocessors
IntroductionSome applications are well suited for running directly on Intel® Xeon Phi™ coprocessors without offload from a host system. This is also known as running in “native mode.” The purpose of...
View ArticleIntel® Software Development Tools 2015 Beta
Intel® Software Development Tools 2015 Beta What's New in the 2015 BetaThis suite of products brings together exciting new technologies along with improvements to Intel’s existing software development...
View ArticleProminent features of the Intel® Manycore Platform Software Stack (Intel®...
The Intel® Manycore Platform Software Stack (Intel® MPSS) version 3.2 was released on March 17, 2014. This page lists the prominent features in this release.Improvements in Intel® Coprocessor Offload...
View ArticleClik here to view.
Debugging Intel® Xeon Phi™ Applications on Windows* Host
ContentsIntroductionDebug Solution for Intel® MICHow to get it?Debug Solution as IntegrationComponents RequiredConfigure & TestPrerequisite for DebuggingDebugging Applications with Offload...
View ArticleClik here to view.
Debugging Intel® Xeon Phi™ Applications on Linux* Host
ContentsIntroductionDebug Solution for Intel® MICHow to get it?Why use the provided GNU* GDB from Intel?Why is Intel providing a Command Line and Eclipse* IDE Integration?Deprecation...
View Article